

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, MBP 15" MLB

08/18/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
?		?	?	?	?
				DATE	DATE

D

Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	T18_MLB	12/12/2007
3	3	Power Block Diagram	T18_MLB	12/12/2007
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	JTAG Scan Chain	DDR	07/22/2008
7	7	Functional / ICT Test	N/A	N/A
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	(MASTER)	(MASTER)
10	10	CPU FSB	M87_MLB	10/17/2007
11	11	CPU Power & Ground	M87_MLB	10/17/2007
12	12	CPU Decoupling & VID	M87_MLB	10/17/2007
13	13	eXtended Debug Port(MiniXDP)	M99_MLB	01/08/2008
14	14	MCP CPU Interface	T18_MLB	06/18/2008
15	15	MCP Memory Interface	T18_MLB	06/18/2008
16	16	MCP Memory Misc	T18_MLB	06/18/2008
17	17	MCP PCIe Interfaces	T18_MLB	06/18/2008
18	18	MCP Ethernet & Graphics	T18_MLB	06/18/2008
19	19	MCP PCI & LPC	T18_MLB	06/18/2008
20	20	MCP SATA & USB	T18_MLB	06/18/2008
21	21	MCP HDA & MISC	T18_MLB	06/18/2008
22	22	MCP Power & Ground	T18_MLB	06/18/2008
23	24	MCP79 A01 Silicon Support	T18_MLB	03/31/2008
24	25	MCP Standard Decoupling	T18_MLB	06/18/2008
25	26	MCP Graphics Support	AMASON_M98_MLB	06/18/2008
26	28	SB Misc	T18_MLB	12/17/2007
27	29	FSB/DDR3/FRAMEBUF Vref Margining	DDR	07/22/2008
28	31	DDR3 SO-DIMM Connector A	DDR	07/22/2008
29	32	DDR3 SO-DIMM Connector B	DDR	07/22/2008
30	33	DDR3 Support	T18_MLB	06/18/2008
31	34	Right Clutch Connector	YITE_M98_MLB	07/02/2008
32	35	ExpressCard Connector	YITE_M98_MLB	07/02/2008
33	37	Ethernet PHY (RTL8211CL)	SUMA_M98_MLB	07/01/2008
34	38	Ethernet & AirPort Support	SUMA_M98_MLB	07/01/2008
35	39	Ethernet Connector	SUMA_M98_MLB	07/01/2008
36	41	FireWire LLC/PHY (FW643)	SENSOR	08/14/2008
37	42	FireWire Port Power	SENSOR	08/14/2008
38	43	FireWire Ports	SENSOR	08/14/2008
39	45	SATA Connectors	CHANG_M98_MLB	07/01/2008
40	46	External USB Connectors	AMASON_M98_MLB	07/02/2008
41	48	Front Flex Support	CHANG_M98_MLB	07/01/2008
42	49	SMC	T18_MLB	06/18/2008
43	50	SMC Support	AMASON_M98_MLB	06/18/2008
44	51	LPC+SPI Debug Connector	CHANG_M98_MLB	07/01/2008
45	52	M98 SMBus Connections	DDR	07/22/2008

C

B

A

Page	(.csa)	Contents	Sync	Date
46	53	Current & Voltage Sensing	SENSOR	08/14/2008
47	54	Current Sensing	SENSOR	08/14/2008
48	55	Thermal Sensors	SENSOR	08/14/2008
49	56	Fan Connectors	M87_MLB	10/17/2007
50	57	WELLSRING 1	AMASON_M98_MLB	06/18/2008
51	58	WELLSRING 2	PWRSQNC	05/12/2008
52	59	Sudden Motion Sensor (SMS)	SENSOR	08/14/2008
53	61	SPI ROM	CHANG_M98_MLB	07/01/2008
54	62	AUDIO:CODEC	AUDIO	07/09/2008
55	63	AUDIO: LINE IN	AUDIO	07/09/2008
56	65	AUDIO: HEADPHONE AMP	AUDIO	07/09/2008
57	66	AUDIO:SPEAKER AMP	AUDIO	07/09/2008
58	67	AUDIO: JACKS	AUDIO	07/09/2008
59	68	AUDIO: JACK TRANSLATORS	AUDIO	07/09/2008
60	69	DC-In & Battery Connectors	T18_MLB	12/06/2007
61	70	PBus Supply & Battery Charger	M99_MLB	12/10/2007
62	71	IMVP6 CPU VCore Regulator	M87_MLB	10/17/2007
63	72	5V / 3.3V Power Supply	M99_MLB	01/09/2008
64	73	1.5V DDR3 Supply	M99_MLB	12/13/2007
65	75	1.05V / MCP Core Regulator	M99_MLB	01/08/2008
66	76	CPU VTT Power Supply	M99_MLB	12/14/2007
67	77	Misc Power Supplies	M99_MLB	12/14/2007
68	78	Power Control	PWRSQNC	05/12/2008
69	79	Power FETs	PWRSQNC	05/12/2008
70	80	NV G96 PCI-E	MUXGFX	07/10/2008
71	81	NV G96 Core/FB Power	MUXGFX	07/10/2008
72	82	NV G96 Frame Buffer I/F	MUXGFX	07/10/2008
73	84	GDDR3 Frame Buffer A (Top)	MUXGFX	07/10/2008
74	85	GDDR3 Frame Buffer B (Top)	MUXGFX	07/10/2008
75	86	NV G96 GPIO/MIO/Misc	MUXGFX	07/10/2008
76	87	G96 GPIOs & Straps	MUXGFX	07/09/2008
77	88	NV G96 Video Interfaces	MUXGFX	07/10/2008
78	89	GPU (G84M) Core Supply	M87_MLB	10/17/2007
79	90	LVDS Display Connector	MUXGFX	02/25/2008
80	93	Muxed Graphics Support	MUXGFX	07/10/2008
81	94	DisplayPort Connector	MUXGFX	07/10/2008
82	95	1.1V / 1V8 FB Power Supply	MUXGFX	07/10/2008
83	96	Graphics MUX (GMUX)	MUXGFX	07/10/2008
84	97	LCD BACKLIGHT DRIVER	YITE_M98_MLB	07/02/2008
85	98	LCD Backlight Support	YITE_M98_MLB	07/02/2008
86	99	Misc Power Supplies	MUXGFX	02/01/2008
87	100	CPU/FSB Constraints	MUXGFX	02/18/2008
88	101	Memory Constraints	MUXGFX	02/18/2008
89	102	MCP Constraints 1	MUXGFX	02/18/2008
90	103	MCP Constraints 2	MUXGFX	02/18/2008

D

C

B


A

www.laptop-schematics.com

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7546	1	SCHEM, FIBBO, M98	SCH	CRITICAL	
820-2330	1	PCB, FIBBO, M98	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Aug 18 01:48:34 2008

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____	DRAPTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-7546	REV. A.0.0
				SHT 1 OF 96	

8

7

6

5


4

3

2

1


www.laptop-schematics.com



**System Block Diagram**  
SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	2	96	

# M98 POWER SYSTEM ARCHITECTURE




**Power Block Diagram**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/12/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	3 OF 96

www.laptop-schematics.com



**Power Block Diagram**

SYNC\_MASTER=N/A SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SH# 4 OF 96	

### BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9334	PCBA, 2.4GHZ, 256SAM_VRAM, M98	M98_COMMON, EEE_OZA, CPU_2_4GHZ, FB_256_SAMSUNG
630-9335	PCBA, 2.4GHZ, 256HYN_VRAM, M98	M98_COMMON, EEE_OZB, CPU_2_4GHZ, FB_256_HYNIX
630-9336	PCBA, 2.5GHZ, 512SAM_VRAM, M98	M98_COMMON, EEE_OZC, CPU_2_5GHZ, FB_512_SAMSUNG
630-9337	PCBA, 2.5GHZ, 512QIM_VRAM, M98	M98_COMMON, EEE_OZD, CPU_2_5GHZ, FB_512_QIMONDA
630-9585	PCBA, 2.8GHZ, 512SAM_VRAM, M98	M98_COMMON, EEE_2NH, CPU_2_8GHZ, FB_512_SAMSUNG
630-9586	PCBA, 2.8GHZ, 512QIM_VRAM, M98	M98_COMMON, EEE_2NJ, CPU_2_8GHZ, FB_512_QIMONDA

### M98 BOM Groups

BOM GROUP	BOM OPTIONS
M98_COMMON	ALTERNATE, COMMON, M98_COMMON1, M98_COMMON2, M98_COMMON3, M98_DEBUG, M98_PROGPARTS
M98_COMMON1	ONEWIRE_PU, ISL6258A, MEMRESET_HW, MEMRESET_MCP, MCP_B02, MCP_PROD, MCPSEQ_SMC
M98_COMMON2	BKLT_PLL_NOT, BMON_ENG, MIKEY, BOOT_MODE_USER, GPUVID_1P00V, MUXGFX
M98_COMMON3	DPMUX_EN_S0, DP_ESD, EG_PWRSEQ_HW, DP_CA_DET_EG_PLD, MCP_CS1_NO
M98_DEBUG	SMC_DEBUG_YES, XDP, LPCPLUS, VREFMRGN
M98_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG
FB_512_QIMONDA	VRAM4, VRAM_512_QIMONDA

### Bar Code Labels / EEE #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZA]	CRITICAL	EEE_OZA
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZB]	CRITICAL	EEE_OZB
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZC]	CRITICAL	EEE_OZC
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:OZD]	CRITICAL	EEE_OZD
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:2NH]	CRITICAL	EEE_2NH
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:2NJ]	CRITICAL	EEE_2NJ

### Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3639	1	IC, PDC, SLB4N, FRQ, 2.4G, 25W, 1066, M0, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ
337S3640	1	IC, PDC, SLB4X, FRQ, 2.5G, 35W, 1066, C0, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
338S0554	1	IC, GPU, 55nm, NV G96-GS, BGA969, LF	U8000	CRITICAL	
338S0570	1	IC, RTL8211CL, GIGE TRANSCEIVER, 48P TQFP	U3700	CRITICAL	
338S0523	1	IC, FW643-06, 1394B PHY/ONCI LINK/PCI-E, 12	U4100	CRITICAL	
338S0600	1	IC, GMCP, MCP79-B01, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B01
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK
341S2289	1	IC, SMC, DEVELOPMENT, M98	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SO1CS	U6100	CRITICAL	BOOTROM_BLANK
341S2366	1	IC, EFI ROM, DEVELOPMENT, M98	U6100	CRITICAL	BOOTROM_PROG
341S2272	1	IC, HDCP ROM, NVG96, 8 PIN SOIC, LP, HF	U8770	CRITICAL	HDCP_YES
341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL	
338S0635	1	IC, GMCP, MCP79-B02, 35x35MM, BGA1437	U1400	CRITICAL	MCP_B02
341S2383	1	IC, PSOC +W/USB, 56PIN, MLF, M98	U5701	CRITICAL	TPAD_PROG
337S3641	1	IC, PDC, SLB43, FRQ, 2.8G, 35W, 1066, C0, 6M, BGA	U1000	CRITICAL	CPU_2_8GHZ
333S0482	4	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0483	4	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0481	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0472	4	IC, SGRAM, GDDR3, 32Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_QIMONDA

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
13880603	13880602		ALL	Muratec alt to Samsung
353S1681	353S1294		ALL	LMV2011, ORAMP, GMS
152S0276	152S0683		ALL	Maplayers alt to Dale/Vishay
341S2367	341S2366		ALL	Macromia alt to SST
152S0876	152S0867		ALL	Maplayers alt to Delta
157S0058	157S0055		ALL	Delta alt to TOR Magnetics
353S2312	353S1466		ALL	INTERSEIL ALT TO INTERSEIL
514-0612	514-0607		ALL	FUSILINK RCVR ALT TO FUSICOM
514-0613	514-0608		ALL	FUSILINK RCVR ALT TO FUSICOM
152S0915	152S0796		ALL	Maplayers alt to Cytosol LTD

BOM Configuration	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 5	OF 96

1.05V TO 3.3V LEVEL TRANSLATOR (M98: ON ICT FIXTURE)



**JTAG Scan Chain**  
 SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 6	OF 96



# Functional Test Points

# ICT Test Points

## Fan Connectors

FUNC\_TEST

TRUE	=PP5V_S0_FAN_LT	8 49	3 TPs per Fan
TRUE	FAN_LT_PWM	49	
TRUE	FAN_LT_TACH	49	
TRUE	FAN_RT_PWM	49	5 TPs per Fan
TRUE	FAN_RT_TACH	49	
TRUE	GND	49	

## LVDS Connectors

FUNC\_TEST

TRUE	=PP3V3_S0_DDC_LCD	8 76 79
TRUE	PP3V3_SW_LCD	79
TRUE	BKL_SYNC	79 84
TRUE	LVDS_DDC_CLK	79 80
TRUE	LVDS_DDC_DATA	79 80
TRUE	LVDS_CONN_A_DATA_N<0>	79 80 94
TRUE	LVDS_CONN_A_DATA_P<0>	79 80 94
TRUE	LVDS_CONN_A_DATA_N<1>	79 80 94
TRUE	LVDS_CONN_A_DATA_P<1>	79 80 94
TRUE	LVDS_CONN_A_DATA_N<2>	79 80 94
TRUE	LVDS_CONN_A_DATA_P<2>	79 80 94
TRUE	LVDS_CONN_A_CLK_F_N	79 94
TRUE	LVDS_CONN_A_CLK_F_P	79 94
TRUE	LVDS_CONN_B_DATA_N<0>	79 80 94
TRUE	LVDS_CONN_B_DATA_P<0>	79 80 94
TRUE	LVDS_CONN_B_DATA_N<1>	79 80 94
TRUE	LVDS_CONN_B_DATA_P<1>	79 80 94
TRUE	LVDS_CONN_B_DATA_N<2>	79 80 94
TRUE	LVDS_CONN_B_DATA_P<2>	79 80 94
TRUE	LVDS_CONN_B_CLK_F_N	79 94
TRUE	LVDS_CONN_B_CLK_F_P	79 94
TRUE	LED_RETURN_1	79 84
TRUE	LED_RETURN_2	79 84
TRUE	LED_RETURN_3	79 84
TRUE	LED_RETURN_4	79 84
TRUE	LED_RETURN_5	79 84
TRUE	LED_RETURN_6	79 84

## Speaker Connectors

FUNC\_TEST

TRUE	BI_MIC_LO	58 59
TRUE	BI_MIC_SHIELD	58 59
TRUE	BI_MIC_HI	58 59
TRUE	SPKRCONN_L_P_OUT	57 58 95
TRUE	SPKRCONN_L_N_OUT	57 58 95
TRUE	SPKRCONN_R_P_OUT	57 58 95
TRUE	SPKRCONN_R_N_OUT	57 58 95
TRUE	SPKRCONN_S_P_OUT	57 58 95
TRUE	SPKRCONN_S_N_OUT	57 58 95

TRUE GND

6 TPs

## SATA ODD Connectors

FUNC\_TEST

TRUE	PP5V_SW_ODD	39	4 TPs
TRUE	SMC_ODD_DETECT	39 42	
TRUE	SATA_ODD_R2D_P	39 89	
TRUE	SATA_ODD_R2D_N	39 89	
TRUE	SATA_ODD_D2R_C_N	39 89	5 TPs
TRUE	SATA_ODD_D2R_C_P	39 89	
TRUE	GND	45 93	

## POWER RAILS

TRUE	PM_SLP_S3_L	21 34 37 42 44 68 81 83
TRUE	PPBUS_G3H	8 46
TRUE	PPBUS_CPU_IMVP_ISNS	8
TRUE	PP3V42_G3H	7 8 43
TRUE	PP5V_S3	8
TRUE	PP5V_S0	8
TRUE	PPVCORE_S0_CPU	8
TRUE	PPVCORE_S0_MCP_REG	8
TRUE	PPVCORE_S0_MCP	8
TRUE	PP3V3_S5	8 95
TRUE	PP3V3_S3	8
TRUE	PP3V3_S0	8 95
TRUE	PP2V5_S0	8
TRUE	PP1V2_S0	8
TRUE	PP1V8_S0	8
TRUE	PP1V8R1V5_S3	8
TRUE	PP1V8R1V5_S0_FET	8
TRUE	PPMCPDDR_ISNS	8
TRUE	PP1V05_S0_REG	8
TRUE	PP1V2R1V05_S5	8
TRUE	PPCPUVTT_S0	8
TRUE	PPCPUFSB_ISNS_R	8
TRUE	PP0V9R0V75_S0_DDRVTT	8
TRUE	PP1V2R1V05_ENET	8
TRUE	PP3V3_ENET_PHY	8
TRUE	PPVP_FW	8
TRUE	PP1V0_FW	8
TRUE	PP3V3_S0GPU	8
TRUE	PP1V1_S0GPU_REG	8
TRUE	PP1V8_S0GPU_ISNS	8
TRUE	PPVCORE_GPU	8
TRUE	PP1V8_S0GPU_ISNS_R	8
TRUE	PP3V3_S5_AVREF_SMC	42 43
TRUE	PPVOUT_S0_LCDBKLT	79 84
TRUE	PPDCIN_G3H	8
TRUE	PPVTTDDR_S3	8
TRUE	PP1V8_GPUIFPX	8

## EXCARD Connector

FUNC\_TEST

TRUE	USB2_EXCARD_CONN_N	32 95
TRUE	USB2_EXCARD_CONN_P	32 95
TRUE	PCIE_CLK100M_EXCARD_CONN_N	32 95
TRUE	PCIE_CLK100M_EXCARD_CONN_P	32 95
TRUE	PCIE_EXCARD_R2D_N	32 89 95
TRUE	PCIE_EXCARD_R2D_P	32 89 95
TRUE	PCIE_EXCARD_D2R_P	17 32 89
TRUE	PCIE_EXCARD_D2R_N	17 32 89
TRUE	PP3V3_S3_EXCARD_SWITCH	32
TRUE	PP3V3_S0_EXCARD_SWITCH	32
TRUE	PP1V5_S0_EXCARD_SWITCH	32
TRUE	PLT_RESET_SWITCH_L	32
TRUE	EXCARD_CPPE_L	32
TRUE	EXCARD_CPUSB_L	32
TRUE	EXCARD_CLKREO_CONN_L	32
TRUE	SMBUS_MCP_0_CLK	13 21 45 93
TRUE	SMBUS_MCP_0_DATA	13 21 45 93

## CPU FSB NO\_TESTs

NO\_TEST

TRUE	FSB_A_L<31..3>	10 14 87
TRUE	FSB_ADS_L	10 14 87
TRUE	FSB_ADSTB_L<1..0>	10 14 87
TRUE	FSB_D_L<63..0>	10 14 87
TRUE	FSB_DINV_L<3..0>	10 14 87
TRUE	FSB_DSTB_L_N<3..0>	10 14 87
TRUE	FSB_DSTB_L_P<3..0>	10 14 87
TRUE	FSB_HIT_L	10 14 87
TRUE	FSB_HITM_L	10 14 87
TRUE	FSB_LOCK_L	10 14 87
TRUE	FSB_REQ_L<4..0>	10 14 87

## IPD\_FLEX\_CONN

TRUE	PP3V3_S3_LDO	51
TRUE	PP18V5_S3	51
TRUE	TPAD_GND_F	7 51
TRUE	Z2_CS_L	50 51
TRUE	Z2_DEBUG3	50 51
TRUE	Z2_MOSI	50 51
TRUE	Z2_MISO	50 51
TRUE	Z2_SCLK	50 51
TRUE	Z2_BOOST_EN	51
TRUE	Z2_HOST_INTN	50 51
TRUE	Z2_BOOT_CFG1	50 51
TRUE	Z2_CLKIN	50 51
TRUE	Z2_KEY_ACT_L	50 51
TRUE	Z2_RESET	50 51
TRUE	PSOC_MISO	50 51
TRUE	PSOC_MOSI	50 51
TRUE	PSOC_SCLK	50 51
TRUE	SMBUS_SMC_A_S3_SDA	45 93
TRUE	SMBUS_SMC_A_S3_SCL	45 93
TRUE	PSOC_F_CS_L	50 51
TRUE	PICKB_L	50 51

## KEYBOARD CONN

TRUE	PP3V42_G3H	7 8 43
TRUE	WS_KBD1	50
TRUE	WS_KBD2	50
TRUE	WS_KBD3	50
TRUE	WS_KBD4	50
TRUE	WS_KBD5	50
TRUE	WS_KBD6	50
TRUE	WS_KBD7	50
TRUE	WS_KBD8	50
TRUE	WS_KBD9	50
TRUE	WS_KBD10	50
TRUE	WS_KBD11	50
TRUE	WS_KBD12	50
TRUE	WS_KBD13	50
TRUE	WS_KBD14	50
TRUE	WS_KBD15_CAP	50
TRUE	WS_KBD16_NUM	50
TRUE	WS_KBD17	50
TRUE	WS_KBD18	50
TRUE	WS_KBD19	50
TRUE	WS_KBD20	50
TRUE	WS_KBD21	50
TRUE	WS_KBD22	50
TRUE	WS_KBD23	50
TRUE	WS_KBD_ONOFF_L	50
TRUE	WS_LEFT_SHIFT_KBD	50
TRUE	WS_LEFT_OPTION_KBD	50
TRUE	WS_CONTROL_KBD	50
TRUE	KBDLED_ANODE	51
TRUE	TPAD_GND_F	7 51

## Functional / ICT Test

SYNC\_MASTER=N/A SYNC\_DATE=N/A

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7546 A.0.0

SCALE NONE SHIT 7 OF 96




Power Aliases		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	8	96	


www.laptop-schematics.com



### Thermal Module Holes




### Frame Holes




### Extra FSB Pull-ups


Exist in MRB but not Intel designs. Here for CYA. If found to be necessary, will move to page14.csa





### Bosses for VRAM HS




### CPU signals




### GPU signals




### GMUX ALIASES



### AUDIO ALIASES




### ETHERNET ALIASES




### MCP79 PCIe PRSNT# Straps

These need work. Add other PRSNT# straps if needed.



### Digital Ground




### Signal Aliases

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	9	96

www.laptop-schematics.com



**CPU FSB**

SYNC\_MASTER=M87\_MLB      SYNC\_DATE=10/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHEET		OF
NONE	10		96

www.laptop-schematics.com



(CPU CORE POWER)

=PPVCORE\_S0\_CPU\_# 11 12 46

**Standard Voltage:**

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

**Low Voltage:**

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

**Ultra Low Voltage:**

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)

=PP1V05\_S0\_CPU\_# 8 10 12 13 62

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)



=PP1V5\_S0\_CPU\_# 12

- 130 mA

- VID0 AD6 CPU VID<0>
- VID1 AF5 CPU VID<1>
- VID2 AE5 CPU VID<2>
- VID3 AF4 CPU VID<3>
- VID4 AE3 CPU VID<4>
- VID5 AF3 CPU VID<5>
- VID6 AE2 CPU VID<6>

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N




**CPU Power & Ground**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	11	96	


### CPU VCORE HF AND BULK DECOUPLING



### VCCP (CPU I/O) DECOUPLING



### VCCA (CPU AVdd) DECOUPLING



### CPU Decoupling & VID

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	12	96

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0620 adapter board to support CPU, MCP debugging.

## MCP79-specific pinout




← Direction of XDP module  
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (MiniXDP)  
SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/08/2008  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	13	96	






Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

**MCP CPU Interface**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7546	A.0.0
SCALE	SHEET	OF	
		NONE	14 OF 96



www.laptop-schematics.com




### MCP Memory Interface

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	15	96




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

**MCP Memory Misc**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	16		96

www.laptop-schematics.com



**MCP PCIe Interfaces**

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	17		96

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).





**Network Interface Select**

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

**RGB DAC Disable:**  
 Okay to float all RGB\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

**TV DAC Disable:**  
 Okay to float all TV\_DAC signals.  
 DDC\_CLK0/DDC\_DATA0 pull-ups still required.

**Interface Mode**

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP\_IG\_CA\_DET if DP not used.  
 NOTE: 20K pull-down required on DP\_HPD\_DET.  
 NOTE: 1K pull-down required on DP\_IG\_AUX\_CH\_N if DP is used.  
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS:  
 Power +VDD\_IFPx at 1.8V  
 Dual-channel TMDS: Power +VDD\_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):  
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI\_HPD\_GMUX\_INT:  
 Alias to DVI\_HPD for systems using IFP for DVI.  
 Alias to GMUX\_INT for systems with GMUX.  
 Alias to HPLUG\_DET2 for other systems.  
 Pull-down (20k) required in all cases.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

**MCP Ethernet & Graphics**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	18		





**MCP PCI & LPC**

SYNC\_MASTER=T18\_MLB      SYNC\_DATE=06/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	19		

www.laptop-schematics.com




If all SATA\_Ax & Bx pins are not used, ground DVDD0\_SATA and AVDD0\_SATA.  
 If all SATA\_Cx pins are not used, ground DVDD1\_SATA and AVDD1\_SATA.

**MCP SATA & USB**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT		OF
NONE	20		96

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



**BIOS Boot Select**

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI\_CS0\_L, SPI1 = SPI\_CS1\_L  
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC\_FRAME# high for SPI1 ROM override.  
 NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.  
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

**BUF\_SIO\_CLK Frequency**



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

**SPI Frequency Select**

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

**HDA Output Caps**  
 For EMI Reduction on HDA interface




**MCP HDA & MISC**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.  
 DRAWING NUMBER: 051-7546  
 REV: A.0.0  
 SCALE: NONE  
 SHEET: 21 OF 96

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

www.laptop-schematics.com



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

**MCP Power & Ground**  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	22	96	

www.laptop-schematics.com

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4


3

2

1

### 3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.




MCP79 A01 Silicon Support  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=03/31/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	23	96	





Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

### MCP Standard Decoupling

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008

#### NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	24	96

www.laptop-schematics.com


WF: Checklist says 0-ohm resistor placeholder for ferrite bead.  
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)  
 Apple: 1x 2.2uF 0402 (2.2 uF)



TP MCP RGB RED	==	NC MCP RGB RED
TP MCP RGB GREEN	==	NC MCP RGB GREEN
TP MCP RGB BLUE	==	NC MCP RGB BLUE
TP MCP RGB HSYNC	==	NC MCP RGB HSYNC
TP MCP RGB VSYNC	==	NC MCP RGB VSYNC
CRT IG R C PR	==	NC CRT IG R C PR
CRT IG G Y Y	==	NC CRT IG G Y Y
CRT IG B COMP PB	==	NC CRT IG B COMP PB
CRT IG HSYNC	==	NC CRT IG HSYNC
CRT IG VSYNC	==	NC CRT IG VSYNC
TP MCP RGB DAC RSET	==	NC MCP RGB DAC RSET
TP MCP RGB DAC VREF	==	NC MCP RGB DAC VREF
MCP TV DAC RSET	==	NC MCP TV DAC RSET
MCP TV DAC VREF	==	NC MCP TV DAC VREF
MCP CLK27M XTALIN	==	NC MCP CLK27M XTALIN
MCP CLK27M XTALOUT	==	NC MCP CLK27M XTALOUT

### HDCP ROM

WF: Open question on which package option(s) nVidia can support.




### MCP Graphics Support

SYNC\_MASTER=AMASON\_M98\_MLB SYNC\_DATE=06/18/2008

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	25	96


### RTC Power Sources




### RTC Crystal



### MCP 25MHz Crystal




### MCP S0 PWRGD & CPU\_VLD





MCPSEQ\_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up. MCPSEQ\_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization. SMC 99ms delay from ALL\_SYS\_PWRGD to IMVP\_VR\_ON plus IMVP6 delay for VR\_PWRGOOD\_DELAY should guarantee CPU\_VLD does not go high before CPUVDD\_EN (which is 40-100ms after PS\_PWRGD assertion).  
NOTE: If CPU\_VLD deasserts during S0 MCP79 will take system to S5 immediately.


### Platform Reset Connections LPC Reset (Unbuffered)



### PCIE Reset (Unbuffered)



### Reset Button



SB Misc		
SYNC_MASTER=T18_MLB	SYNC_DATE=12/17/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	26		

www.laptop-schematics.com

# Page Notes


Power aliases required by this page:  
 - =PP3V3\_S3\_VREFMRGN  
 - =PP3V3\_S5\_VREFMRGN  
 - =PPVTT\_S3\_DDR\_BUF

Signal aliases required by this page:  
 - =I2C\_VREFDACS\_SCL  
 - =I2C\_VREFDACS\_SDA  
 - =I2C\_PCA9557D\_SCL  
 - =I2C\_PCA9557D\_SDA

BOM options provided by this page:  
 VREFMRGN  
 NO\_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF	FRAME BUFFER VREF
DAC channel	A	B	A	B	C	D
Min DAC code	0x00	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55	0xFF
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA	-59.04 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA	51.15 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V	1.248 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V	1.042 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V	1.426 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV	1.5 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES.MTL FILM, 0,5%, 0402, SM, LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining  
 SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	27		


Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_A  
 - =PP1V5\_S3\_MEM\_A  
 - =PP0V75\_S0\_MEM\_VTT\_A  
 - =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Factory" (top) slot

DDR3 SO-DIMM Connector A  
 SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	28		

www.laptop-schematics.com




Page Notes

Power aliases required by this page:  
 - =PP1V5\_S0\_MEM\_B  
 - =PP1V5\_S3\_MEM\_B  
 - =PP0V75\_S0\_MEM\_VTT\_B  
 - =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA

BOM options provided by this page:  
 (NONE)

DDR3 PLANE STITCHING CAPS (SPACE EVENLY ACROSS PLANE SPLIT)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B

SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	29		

www.laptop-schematics.com

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

# DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



## DDR3 Support

SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	30	96

8

7

6


5

4

3

2

1



5V S3 WLAN FET

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

### AIRPORT

### ALS CAMERA

### BLUETOOTH

**Right Clutch Connector**  
 SYNC\_MASTER=YITE\_M98\_MLB SYNC\_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	31	96	


www.laptop-schematics.com

# EXPRESSCARD/34 FLEX CONNECTOR



**ExpressCard Connector**  
 SYNC\_MASTER=YITE\_M98\_MLB SYNC\_DATE=07/02/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	32 OF 96



=PP3V3\_ENET\_PHY  
 (43mA typ - 1000base-T)  
 (19mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

=PPIV05\_ENET\_PHY.  
 (221mA typ - 1000base-T)  
 (7mA typ - Energy Detect)  
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3\_ENET\_PHY for internal switcher.  
 Alias to GND for external 1.05V supply.

=PP3V3\_ENET\_PHY\_VDDREG.  
 If internal switcher is used, must place 1x 22uF &  
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.  
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211\_REGOUT.  
 If internal switcher is used, must place inductor within 5mm  
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.  
 If internal switcher is not used, VDDREG and REGOUT can float.

ENET\_RESET\_L is not asserted when WOL is active.  
 Hence, RC (R3725 and C3725) are made NOSTUFF.

Reserved for EMI  
 per RealTek request.

Ethernet PHY (RTL8211CL)  
 SYNC\_MASTER=SUMA\_M98\_MLB SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Configuration Settings:  
 PHYAD = 01 (PHY Address 00001)  
 AN[1:0] = 11 (Full auto-negotiation)  
 RXDLY = 0 (RXCLK transitions with data)  
 TXDLY = 0 (No TXCLK Delay)

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	33	96	


www.laptop-schematics.com



### WLAN Enable Generation


"WLAN" = ("S3" && "AP\_PWR\_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP\_PWR\_EN signal.




### 3.3V ENET FET

@ 2.5V Vgs: CRITICAL  
 Rds(on) = 90mOhm max Q3810  
 I(max) = 1.7A (85C) NTR4101P  
 SOT-23-HP



MOBILE:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P3V3ENET\_EN. Nets separated on ARB for alternate power options.


### 1.05V ENET FET



Non-ARB:  
 Recommend aliasing PM\_SLP\_RMGT\_L and =P1V05ENET\_EN. Nets separated on ARB for alternate power options.

### RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



### Ethernet & AirPort Support

SYNC\_MASTER=SUMA\_M98\_MLB SYNC\_DATE=07/01/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	34		

# Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



## Ethernet Connector

SYNC\_MASTER=SUMA\_M98\_MLB SYNC\_DATE=07/01/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	35	96



**FireWire LLC/PHY (FW643)**

SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 36	OF 96


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PPVP\_FW\_SUMNODE (power passthru summation node)


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - FW\_PORT\_FAULT\_PU

## FireWire Port Power Switch



## Late-VG Event Detection




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
740S0080	1	LITTLEFUSE, 1.5A RESETTABLE 24V	F4260	CRITICAL	

### FireWire Port Power

SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	37	96

www.laptop-schematics.com

# Page Notes

Power aliases required by this page:  
 - =PPVP\_FW\_PORT1  
 - =PP3V3\_FW\_LATEVg

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)




# FireWire PHY Config Straps

Configures PHY for:  
 - 1-port Portable Power Class (0)  
 - Port "1" Bilingual (1394B)




# Termination

Place close to FireWire PHY



# Late-VG Protection Power



**FireWire Ports**  
 SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	38		




# ODD Power Control


NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.



# SATA ODD Port




# SATA HDD Port



SATA Connectors		
SYNC_MASTER=CHANG_M98_MLB	SYNC_DATE=07/01/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	39	96	

www.laptop-schematics.com



Port Power Switch

Left USB Port A

USB/SMC Debug Mux

Left USB Port B

CRITICAL  
J4600  
USB  
F-RT-TH-M97-3

CRITICAL  
J4610  
USB  
F-RT-TH-M97-3


We can add protection to 5V if we want, but leaving NC for now  
Place L4600 and L4605 at connector pin

External USB Connectors

SYNC\_MASTER=AMASON\_M98\_MLB SYNC\_DATE=07/02/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	40	96



www.laptop-schematics.com

Front Flex Support

SYNC\_MASTER=CHANG\_M98\_MLB SYNC\_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 41	OF 96


NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B

A



PLACEMENT\_NOTE=Place R4999 close to U4900 pins N14,N15  
 PLACEMENT\_NOTE=Place C4920 close to U4900 pins N14,N15

NOTE: P94 and P95 are shorted, P95 could be spare.


NOTE: SMS Interrupt can be active high or low, rename net accordingly.  
 If SMS interrupt is not used, pull up to SMC rail.

SMC  
 SYNC\_MASTER=T18\_MLB SYNC\_DATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	42		

www.laptop-schematics.com


### SMC Reset "Button" / Brownout Detect



### SMC FSB to 3.3V Level Shifting




### SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Inter@11 18L40002-33


### SMC Crystal Circuit



### Debug Power "Button"



### System (Sleep) LED Circuit



- 42 \_SMC\_FAN\_2\_CTL == NC\_SMC\_FAN\_2\_CTL
- 42 \_SMC\_FAN\_2\_TACH == NC\_SMC\_FAN\_2\_TACH
- 42 \_SMC\_FAN\_3\_CTL == NC\_SMC\_FAN\_3\_CTL
- 42 \_SMC\_FAN\_3\_TACH == NC\_SMC\_FAN\_3\_TACH
- 42 \_ESTARLDO\_EN == NC\_ESTARLDO\_EN
- 42 \_SMC\_BC\_ACOK == =CHGR\_ACOK
- 42 \_ALS\_LEFT == SMC\_MCP\_VSENSE
- 42 \_ALS\_RIGHT == SMC\_CPU\_HI\_ISENSE
- 42 \_SMC\_NB\_CORE\_ISENSE == SMC\_MCP\_CORE\_ISENSE
- 42 \_SMC\_NB\_DDR\_ISENSE == SMC\_MCP\_DDR\_ISENSE
- 42 \_SMC\_NB\_MISC\_ISENSE == SMC\_CPU\_FSB\_ISENSE
- 42 \_SMC\_ANALOG\_ID == SMC\_CPU\_IV8\_ISENSE
- 42 \_SMC\_P24 == TP\_SMC\_P24
- 42 \_SMC\_P26 == SMC\_BMON\_MUX\_SEL
- 42 \_SMC\_P41 == TP\_SMC\_P41
- 42 \_ALS\_GAIN == NC\_ALS\_GAIN
- 42 \_SMC\_PB3 == SMC\_IG\_THROTTLE\_L
- 42 \_SMC\_RSTGATE\_L == TP\_SMC\_RSTGATE\_L

- 42 \_SMC\_PA0 R5091 100K
- 42 \_SMC\_PA1 R5092 100K
- 50 42 \_SMC\_ONOFF\_L R5070 10K
- 50 42 \_SMC\_LID R5071 100K
- 42 \_SMC\_PH2 R5072 10K
- 44 42 \_SMC\_TX\_L R5073 10K
- 44 42 \_SMC\_RX\_L R5074 100K
- 60 42 \_SYS\_ONEWIRE R5075 2.0K
- 42 \_SMC\_BS\_ALERT\_L R5076 100K
- 44 42 \_SMC\_TMS R5077 10K
- 44 42 \_SMC\_TDO R5078 10K
- 44 42 \_SMC\_TDI R5079 10K
- 44 42 \_SMC\_TCK R5080 10K
- 42 42 \_SMC\_BIL\_BUTTON\_L R5081 10K
- 60 42 \_SMC\_BC\_ACOK R5087 470K


- 42 37 34 \_SMC\_ADAPTER\_EN R5085 10K
- 42 \_SMC\_CASE\_OPEN R5086 10K
- 42 32 \_SMC\_EXCARD\_CP R5088 10K
- 42 \_PM\_SLP\_S5\_L R5090 100K
- 68 42 21 \_PM\_SLP\_S4\_L
- 42 \_SMC\_PA5 R5089 10K

**SMC Support**  
 SYNC\_MASTER=AMASON\_M98\_MLB SYNC\_DATE=06/18/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	43 OF 96




### LPC+SPI Connector



### Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP




### MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


### MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




### SPI Frequency Clamp

ENSURES MCP79 SPI\_DO OR SPI\_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



### SPI MUX BYPASS



### LPC+SPI Debug Connector

SYNC\_MASTER=CHANG\_M98\_MLB SYNC\_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	44	96




**M98 SMBus Connections**  
 SYNC\_MASTER=DDR SYNC\_DATE=07/22/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	45	96	


### CPU Voltage Sense / Filter




### GPU Voltage Sense / Filter




### MCP Voltage Sense / Filter



### PBUS Voltage Sense & Filter




### BMON Current Sense - Entire circuit must be near SMC (U4900)




INA213 has gain of 50V/V

### DCIN Current Sense Filter




### CPU VCore High Side Current Sensor




Consider INA211 (GAIN 500 version) since I=4.93 Amps across R5388

### CPU VCore Load Side Current Sense / Filter



**Current & Voltage Sensing**  
 SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	46		



OPA2333s for proto are placeholders for OPA2330

MCP MEM VDD Current Sense and CPU FSB 1.05V Current Sense share dual package opamp U5440

GPU VCore Current Sense and GPU 1.8V Current Sense share dual package opamp U5410



Current Sensing		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	47 OF 96

www.laptop-schematics.com


# CPU Proximity/CPU Die/Right Fin Stack

# Battery Charger Proximity




# MCP Proximity/MCP Die/Right Heat Pipe

Note: EMC1403 can perform Beta Compensation for External Diode 1 only




# GPU Proximity/GPU Die/Left Heat Pipe



Thermal Sensors		
SYNC_MASTER=SENSOR	SYNC_DATE=08/14/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	48	96	





**Fan Connectors**

SYNC\_MASTER=M87\_MLB      SYNC\_DATE=10/17/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 49 OF 96	


# PSOC USB CONTROLLER

USB INTERFACES TO MLBACKPAD PICK BUTTONS  
SPI HOST TO Z2  
KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.2555 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
PSOC	VOOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


## PSOC PROGRAMMING CONNECTOR



## ISOLATION CIRCUIT




## TPAD BUTTONS DISABLE




PLACE THESE COMPONENTS CLOSE TO J5800  
THIS ASSUMES THERE'S A PP3V42\_G3H PULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE  
WHEN THE LID IS CLOSED  
LID OPEN => SMC\_LID\_LC ~ 3.42V  
LID CLOSE => SMC\_LID\_LC < 0.50V

## KEYBOARD CONNECTOR




## SMC\_MANUAL\_RESET LOGIC



U5701 CHIP DECOUPLING  
PLACE C5701, C5702 & C5703  
CLOSE TO U5701VDD PIN 22

PLACE C5704, C5705 & C5706  
CLOSE TO U5701VDD PIN 49



**WELLSPRING 1**  
 SYNC\_MASTER=AMASON\_M9SYNCDATE=06/18/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	50	96

www.laptop-schematics.com


# BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
  - DROOP LINE REGULATION
  - RIPPLE TO MEET ERS
  - 100-300 KHZ CLEAN SPECTRUM
  - STARTUP TIME LESS THAN 2MS
  - R5812,R5813,C5818 MODIFIED


# IPD FLEX CONNECTOR



# 3V3 LDO FOR IPD



# Keyboard LED Driver



To detect Keyboard backlight, SMC will tristate SMC\_SYS\_KBDLED:  
 LOW = keyboard backlight present  
 HIGH= keyboard backlight not present  
 BOM OPTION: KBDLED\_YES  
 R5853 ALWAYS PRESENT


J5815 pin 1 is grounded on keyboard backlight flex

# KBD BACKLIGHT CONNECTOR


**WELLSPRING 2**  
 SYNC\_MASTER=PWRSONC SYNC\_DATE=05/12/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	51		

## Digital SMS




Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

## Analog SMS

R5921 PULLS UP SMS\_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation


### Sudden Motion Sensor (SMS)

SYNC\_MASTER=SENSOR SYNC\_DATE=08/14/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	52	96	



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191  
 Any of the 4 frequencies can be selected  
 with R6190, R6191, R5190 and R5191

**SPI ROM**

SYNC\_MASTER=CHANG\_M98\_MLB    SYNC\_DATE=07/01/2008

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	53	96	



**AUDIO CODEC**  
APPLE P/N 353S1527




**AUDIO 4.6V REGULATOR**  
APPLE P/N 353S1897



**AUDIO : CODEC**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	54		

Pseudo-Diff Line-In Filter  
 GAIN = -5.4DB AV = 0.52  
 FC = 1.8 HZ




**AUDIO: LINE IN**

SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	55	96	


# Headphone Amplifier (MAX9724A)

APN: 353S1637



## 1st Order DAC Filter

HP: 3.52 HZ LP: 34 KHZ  
VOLTAGE GAIN: 1.53



**AUDIO: HEADPHONE AMP**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	OF
		56	96




2X MONO SPEAKER AMPLIFIERS (LM48310)

APN: 353S1901


GAIN = 12DB

79Hz < FC (L&R) < 93Hz

53Hz < FC (SUB) < 62Hz



SPEAKER CHECKPOINTS




**AUDIO: SPEAKER AMP**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	57	96	

www.laptop-schematics.com

# AUDIO JACK 1 LO/HP JACK, SPDIF TX



# RETURN FOR HF NOISE



# AUDIO JACK 2 LINE IN JACK, SPDIF RX

<b>AUDIO: JACKS</b>			
SYNC_MASTER=AUDIO	SYNC_DATE=07/09/2008		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	58	96	

www.laptop-schematics.com




CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	MIXER(OUTPUT)	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X0C (12)	0X02 (2)	0X0C (12)	0X14 (20,D)	GPIO_0	0X14 (20,D)
SATELLITES	0X0D (13)	0X03 (3)	0X0D (13)	0X18 (24,B)	VREF_B (100%)	N/A
SUB	0X0F (15)	0X05 (05)	0X0F (15)	0X1A (26,C)	VREF_B (100%)	N/A
SPDIF OUT	N/A	0X06 (6)		0x1E (SPDIF OUT)	N/A	0X16 (22,G)



CODEC INPUT SIGNAL PATHS

FUNCTION	MIXER(INPUT)	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X15 (21,A)	VREF_A (50%)	0X15 (21,A)
SPDIF IN	N/A	0X0A (10)	0x1F (SPDIF IN)	N/A	N/A
BUILT-IN MIC	0X24 (36)	0X07 (7)	0X19 (25,F)	VREF_F (100%)	N/A
HEADSET MIC	0X24 (36)	0X07 (7)	0X1B (27,E)	MIKEY	MIKEY


PORT D DETECT (Line-out) PORT G DETECT (SPDIF DELEGATE)



LINE\_IN AMP SHUTDOWN CONTROL




PORT E (HEADSET MIC)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6883	MIKEY
131S1513	1	15PF 5% 0402 CAPACITOR	C6884	MIKEY
132S0045	1	100PF 10% 0402 CAPACITOR	C6885	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6883	NOMIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6884	NOMIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6885	NOMIKEY

PORT F (BUILT-IN MIC)




AUDIO: JACK TRANSLATORS

SYNC\_MASTER=AUDIO SYNC\_DATE=07/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	59	96

www.laptop-schematics.com


# MagSafe DC Power Jack



# 3.425V "G3Hot" Supply



# Battery Connector



## DC-In & Battery Connectors

SYNC\_MASTER=T18\_MLB SYNC\_DATE=12/06/2007

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	60		

www.laptop-schematics.com




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	2S Battery Default
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	3S Battery Default

- M99 differences from last sync on 12/02/07 to T18 MLB:
- L7030 changed from T18 MLB inductor to 152S0542.
  - Added Q7056, C7058, R7055, R7056.
  - U7000 Thermal Pad is now connected to GND, not through XW.
  - Q7060 and Q7065 changed to 376S0667.
  - Q7055 and Q7056 changed to 376S0666.

**PBus Supply & Battery Charger**  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/10/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE: D DRAWING NUMBER: 051-7546 REV.: A.0.0
	SCALE: NONE SHEET: 61 OF 96



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

These caps are for Q7100

These caps are for Q7102

Place R7131 Between L7100, L7101 and CPU


LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

### IMVP6 CPU VCore Regulator

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHEET	OF
NONE	62	96

www.laptop-schematics.com



f=365KHz  
 =PP5V\_S3\_REG  
 Vout = 5.0V  
 6A max output  
 (Q7220 limit)

f=460KHz  
 =PP3V3\_S5\_REG  
 Vout = 3.3V  
 5.5A max output  
 (L7260 limit)


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680651	37680668		ALL	NOT PERMITTED ASSOCIATION TO DESIGN
37680652	37680669		ALL	NOT PERMITTED ASSOCIATION TO DESIGN
15280778	15280693		ALL	4-Tap Inductor Option associated to Regulator

M99 differences from last sync on 11/01/07 to M88 MLB:  
 1. L7260 changed from M88 MLB inductors to 152S0693.  
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.  
 3. U7200 changed to 353S2087.  
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

**5V / 3.3V Power Supply**  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/09/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 63	OF 96





**1.5V DDR3 Supply**  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/13/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	64	96	



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0382	1	RES.MTL FILM,1/16W,48.7K,1,0402,SMD,LF	R7570		MCP_A01
114S0400	1	RES.MTL FILM,1/16W,76.8K,1,0402,SMD,LF	R7571		MCP_A01
114S0482	1	RES.MTL FILM,1/16W,523K,1,0402,SMD,LF	R7580		MCP_A01
114S0453	1	RES.MTL FILM,1/16W,267K,1,0402,SMD,LF	R7581		MCP_A01
114S0422	1	RES.MTL FILM,1/16W,130K,1,0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES.MTL FILM,1/16W,40.2K,1,0402,SMD,LF	R7570		MCP_A01Q
114S0404	1	RES.MTL FILM,1/16W,84.5K,1,0402,SMD,LF	R7571		MCP_A01Q
114S0458	1	RES.MTL FILM,1/16W,301K,1,0402,SMD,LF	R7580		MCP_A01Q
114S0447	1	RES.MTL FILM,1/16W,237K,1,0402,SMD,LF	R7581		MCP_A01Q
114S0411	1	RES.MTL FILM,1/16W,100K,1,0402,SMD,LF	R7582		MCP_A01Q

VID<2:0>	Rev A01 Voltage	Production Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V


**1.05V / MCP Core Regulator**

SYNC\_MASTER=M99\_MLB SYNC\_DATE=01/08/2008

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7546	A.0.0
	SHEET	OF	
	65	96	



Vout = 1.052V  
 6A max output  
 (Q7660 limit?)  
 f = 360 kHz

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

### CPU VTT Power Supply

SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/14/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

M99 differences from last sync on 12/03/07 to T18 MLB:  
 1. Tied THERMAL\_PAD to PGND. GND and THERMAL\_PAD disconnected.

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	66	96	


# 1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature




## 1.8V S0 Switcher

INPUT RAIL IS 3.3V S0











## MCP 1.05V AUXC Supply




Misc Power Supplies  
 SYNC\_MASTER=M99\_MLB SYNC\_DATE=12/14/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	67 OF 96

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




Graphic MEM ENABLE




- G96 GPU requires rails to come up in the following order:
- 1) 1.1v
  - 2) GPU\_3.3v
  - 3) GPUVcore
  - 4) GDDR3 1.8v
- BOMOPTION: EG

EXT GPU PWRGD Pullup



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT


place XW402 if needed to save trace space for pin 7,8



Power Control  
 SYNC\_MASTER=PWRSONC SYNC\_DATE=05/12/2008


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

### 3.3V S3 FET




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

### 3.3V S0 FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

### 1.05V S0 FET




MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	2.1 A (EDP)

### 3.3V GPU FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG


### 1.5V S0 FET



MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	5 mOhm @4.5V
LOADING	5.4 A (EDP)

### MCP79 DDR FETs

MCP79 DDR pad leakage is high enough that nVidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM\_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM\_VTT\_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.



Power FETs	
SYNC_MASTER=PWRSONC	SYNC_DATE=05/12/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	69	96	



Page Notes

Power aliases required by this page:  
 - =PPIV2\_GPU\_PEX\_PLLXVDD  
 - =PPIV2\_GPU\_PEX\_IOVDDQ  
 - =PPIV2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

=PPIV1\_GPU\_PEX\_PLLXVDD  
 =PPIV1\_GPU\_PEX\_IOVDDQ  
 =PPIV1\_GPU\_PEX\_IOVDD


PEX 1.1V Current = 2A

250mA

1500mA

180mA

PPIV1\_GPU\_PEX\_PLLXVDD F  
 MIN\_LINE\_WIDTH=0.25 mm  
 MIN\_DRILL\_DIAMETER=0.25 mm  
 VOLTAGE=1.2V



NV G96 PCI-E  
 SYNC\_MASTER=MUXGFx SYNC\_DATE=07/10/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	70 OF 96


www.laptop-schematics.com

Page Notes

Power aliases required by this page:  
 - =PPVCORE\_GPU  
 - =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



NV G96 Core/FB Power

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	71 OF 96

# Page Notes

Power aliases required by this page:  
- =PP1V2\_GPU\_FBPLLAVDD  
- =PP1V8\_GPU\_FBIO


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

OMIT

**U8000**  
NB9P-GS  
BGA

SYMBOL 3 OF 9




PLACEMENT\_NOTE=Place close to U8000.

PLACEMENT\_NOTE=Place close to U8000.

PLACEMENT\_NOTE=Place close to U8000.

**U8000**  
NB9P-GS  
BGA

SYMBOL 4 OF 9




PLACEMENT\_NOTE=Place close to U8000.

### NV G96 Frame Buffer I/F

SYNC\_MASTER=MUXGF  
SYNC\_DATE=07/10/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHEET	OF
NONE	72	96



Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREFA

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



GDDR3 Frame Buffer A (Top)

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008 REV. D 051-7546 A.0.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.


D 051-7546 A.0.0

SCALE NONE SHIT 73 OF 96

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VREF\_B

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 VRAM4



**GDDR3 Frame Buffer B (Top)**  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






www.laptop-schematics.com

Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_VDD33  
 - =PP3V3\_GPU\_MIO  
 - =PP1V2\_GPU\_PLLVDD  
 - =PP1V2\_GPU\_H\_PLLVDD  
 - =PP1V2\_GPU\_VID\_PLLVDD


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)






NV G96 GPIO/MIO/Misc		
SYNC_MASTER=MUXGFX	SYNC_DATE=07/10/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		






GPU GPIO	Native Func	GPIOs
GPU GPIO 0	GP	NC GPU GPIO 0
GPU GPIO 1	HPDC	DP EG HPD
GPU GPIO 2	LCD0_BL_PWM	TP LVDS_EG_BKL_PWM
GPU GPIO 3	LCD0_VDD	EG_LCD_PWR_EN
GPU GPIO 4	LCD0_BL_EN	EG_BKLT_EN
GPU GPIO 5	VID0	TP_GPU_GSTATE<0>
GPU GPIO 6	VID1	TP_GPU_GSTATE<1>
GPU GPIO 7	VID2/MEM_VID	GPIO7_FBVDD_ALTVO
GPU GPIO 8	THERM	SMC GFX OVERTEMP R L
GPU GPIO 9	FAN_PWM	SMC GFX THROTTLE R L
GPU GPIO 10	MEM_VREF	FB_VREF_UNTERM
GPU GPIO 11	SLI_SYNC	GPU VCORE VID0
GPU GPIO 12	AC_DET	GPU VCORE VID1
GPU GPIO 13	PWR_CTL0	GPU VCORE VID2
GPU GPIO 14	PWR_CTL1	TP_GPU_VCORE VID3



GPU GPIO	Native Func	GPIOs
GPU GPIO 15	HPDE	NC GPU GPIO 15
GPU GPIO 16	DVI_MODE0	EG_DP_CA_DET
GPU GPIO 17	HDMI_DETECT0	NC GPU GPIO 17
GPU GPIO 18	DVI_MODE1	NC GPU GPIO 18
GPU GPIO 19	HDMI_DETECT1	NC GPU GPIO 19
GPU GPIO 20	HPDD	NC GPU GPIO 20
GPU GPIO 21	HPDF	NC GPU GPIO 21
GPU GPIO 22	SWAPRDY_A	NC GPU GPIO 22
GPU GPIO 23	GP	NC GPU GPIO 23

Strapping Pin	Strapping Bit 3	Strapping Bit 2	Strapping Bit 1	Strapping Bit 0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP 2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP 1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP 0	USER[3]	USER[2]	USER[1]	USER[0]

Strap S1/S2 Bit[3:0]	PU/PD Rval
0 0000	PD 5k
1 0001	PD 10k
2 0010	PD 15k
3 0011	PD 20k
4 0100	PD 25k
5 0101	PD 30k
6 0110	PD 35k
7 0111	PD 45k




Renamed signals	Unused signals
GPU_XTALOUT	NC_GPU_SPDIF
GPU_CLK27M	NC_CPU_HDA_SDI
GPU_CLK27M_SS	NC_CPU_HDA_SDO
GPU_TDIODE_P	NC_CPU_HDA_SYNC
GPU_TDIODE_N	NC_CPU_HDA_BCLK
LVDS_EG_DDC_CLK	NC_CPU_HDA_RST_L
LVDS_EG_DDC_DATA	NC_FBA_MA<13>
DP_EG_DDC_CLK	NC_FBA_MA<13>
DP_EG_DDC_DATA	NC_FBA_CMD28
	NC_FBC_CMD28
	NC_FBA_CMD29
	NC_FBC_CMD29
	NC_FBA_CMD30
	NC_FBC_CMD30
	NC_GPU_ROM_CS_L
	NC_FB_A_CS1_L
	NC_FB_B_CS1_L
	TP_LVDS_EG_B_CLK_P
	TP_LVDS_EG_B_CLK_N
	NC_LVDS_EG_A_DATA_P<3>
	NC_LVDS_EG_A_DATA_N<3>
	NC_LVDS_EG_B_DATA_P<3>
	NC_LVDS_EG_B_DATA_N<3>

**Unused I2C Buses**

NC_GPU_I2CC_SCL	GPU_I2CC_SCL
NC_GPU_I2CC_SDA	GPU_I2CC_SDA
NC_GPU_I2CD_SCL	GPU_I2CD_SCL
NC_GPU_I2CD_SDA	GPU_I2CD_SDA
NC_GPU_I2CE_SCL	GPU_I2CE_SCL
NC_GPU_I2CE_SDA	GPU_I2CE_SDA
NC_GPU_I2CH_SCL	GPU_I2CH_SDA
NC_GPU_I2CH_SDA	GPU_I2CH_SCL

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)



Unused Clocks	G96 GPIOs & Straps
GPU_XTALSSIN	SYNC_MASTER=MUXGF
GPU_XTALOUTBUFF	SYNC_DATE=07/09/2008
	NOTICE OF PROPRIETARY PROPERTY
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
	I I NOT TO REPRODUCE OR COPY IT
	III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

**Apple Inc. Drawing Information**

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	76	96

# Page Notes

Power aliases required by this page:  
 - =PP1V8\_GPU\_IPFX  
 - =PP3V3\_GPU\_IPFCD\_IOVDD

Signal aliases required by this page:  
 (NONE)



BOM options provided by this page:  
 (NONE)

Sum of peak currents: 240mA  
 =PP1V8\_GPU\_IPFX

GPU IFPEF RSET 77  
 GPU IFPCD RSET 77  
 GPU IFPAB RSET 77

=PP1V1\_GPU\_IPFCD\_IOVDD

Power inputs must be pulled down if not used




NV G96 Video Interfaces  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	77		

www.laptop-schematics.com

# GPU VCore Regulator



## GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	M98		-
1	1	1	0	0.92700V	-	M98	-
1	0	1	1	1.00425V	-	-	M98

Other VID states may not be valid


## M98 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1

## GPU (G84M) Core Supply

SYNC\_MASTER=M87\_MLB SYNC\_DATE=10/17/2007


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT 78 OF 96	

www.laptop-schematics.com



LCD (LVDS) INTERFACE

100K pull-ups are for no-panel case (development). Panel has 2K pull-ups

Place close to the connector

Place close to the connector

518S0651


LVDS Display Connector  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=02/25/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	NONE	SHT	79 OF 96


# LVDS Transmitter Termination

All emulated LVDS outputs require this termination


PLACEMENT NOTE=Place at U9200 (All 24 resistors)



# DisplayPort Mux



# LVDS DDC MUX



## Muxed Graphics Support

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	80		

www.laptop-schematics.com



# Port Power Switch



## DisplayPort Connector


SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEET 81	OF 96





=PP1V1\_S0GPU\_REG  
 Vout = 1.103V  
 3A max output  
 f = 400 kHz

CRITICAL L9510  
 3.30UH-3.5A  
 PCMB053T

PLACEMENT\_NOTE=Place XW9515 next to C7615

Vout = 0.7V \* (1 + Ra / Rb)  
 (Rb should be between 10K and 100K)

- 68 =P1V1GPU\_EN
- 68 =P1V1GPU\_PGOOD
- 68 =P1V8FB\_PGOOD
- 67 =P1V8FB\_EN

=PP1V8\_GPU\_REG  
 Vout = 1.8V  
 6A max output  
 (Q9560 limit?)  
 f = 300 kHz


CRITICAL Q9560  
 FDMS9600S  
 MLP

PLACEMENT\_NOTE=Place next to C7665

1.1V / 1V8 FB Power Supply  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	82		




### GMUX CPLD

### LVDS Receiver Termination


PLACEMENT\_NOTE=Place at U9200 (All 14 resistors)

83 83 18	LVDS IG A CLK P	R9650	100	1	1/16W MF-LF 402	LVDS IG A CLK N	18 83 89
83 83 18	LVDS IG A DATA P<0>	R9651	100	1	1/16W MF-LF 402	LVDS IG A DATA N<0>	18 83 89
83 83 18	LVDS IG A DATA P<1>	R9652	100	1	1/16W MF-LF 402	LVDS IG A DATA N<1>	18 83 89
83 83 18	LVDS IG A DATA P<2>	R9653	100	1	1/16W MF-LF 402	LVDS IG A DATA N<2>	18 83 89
83 83 18	LVDS IG B DATA P<0>	R9654	100	1	1/16W MF-LF 402	LVDS IG B DATA N<0>	18 83 89
83 83 18	LVDS IG B DATA P<1>	R9655	100	1	1/16W MF-LF 402	LVDS IG B DATA N<1>	18 83 89
83 83 18	LVDS IG B DATA P<2>	R9656	100	1	1/16W MF-LF 402	LVDS IG B DATA N<2>	18 83 89
84 83 77	LVDS EG A CLK P	R9660	100	1	1/16W MF-LF 402	LVDS EG A CLK N	77 83 84
84 83 77	LVDS EG A DATA P<0>	R9661	100	1	1/16W MF-LF 402	LVDS EG A DATA N<0>	77 83 84
84 83 77	LVDS EG A DATA P<1>	R9662	100	1	1/16W MF-LF 402	LVDS EG A DATA N<1>	77 83 84
84 83 77	LVDS EG A DATA P<2>	R9663	100	1	1/16W MF-LF 402	LVDS EG A DATA N<2>	77 83 84
84 83 77	LVDS EG B DATA P<0>	R9664	100	1	1/16W MF-LF 402	LVDS EG B DATA N<0>	77 83 84
84 83 77	LVDS EG B DATA P<1>	R9665	100	1	1/16W MF-LF 402	LVDS EG B DATA N<1>	77 83 84
84 83 77	LVDS EG B DATA P<2>	R9666	100	1	1/16W MF-LF 402	LVDS EG B DATA N<2>	77 83 84


### Required Pullups




### Required Pulldowns



### PM\_SLP\_S3\_L Isolation



### GMUX\_JTAG\_TCK Inversion



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S0027	1	IC,XP2-8, HF,CPLD, BLANK	U9600	CRITICAL	GMUX_8K_BLANK
341S2350	1	IC,CPLD, LATTICE, I32CSBGA, M98	U9600	CRITICAL	GMUX_PROG

### Graphics MUX (GMUX)

SYNC\_MASTER=MUXGFX SYNC\_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	83	96

www.laptop-schematics.com

\*Q9701, D9701, C9709, C9710, L9701, R9702, AND R9715 SHOULD ALL BE PLACED NEAR EACHOTHER.  
 \*BOOST\_FET\_CNTL AND PPVOUT\_S0\_LCDBKLT\_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.




**LCD BACKLIGHT DRIVER**  
 SYNC\_MASTER=YITE\_M98\_MLB SYNC\_DATE=07/02/2008  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	REV.
NONE	84	96	

www.laptop-schematics.com



MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS (ON)	43 mOhm @4.5V
LOADING	0.4 A (EDP)

PPBUS\_S0\_LCDBKLT  
MIN\_LINE\_WIDTH=0.4 mm  
MIN\_NECK\_WIDTH=0.25 mm  
VOLTAGE=12.6V

F9800  
2AMP-32V  
0402-HP

PPBUS\_S0\_LCDBKLT\_USED  
MIN\_LINE\_WIDTH=0.4 mm  
MIN\_NECK\_WIDTH=0.25 mm  
VOLTAGE=12.6V

R9808  
301K  
13  
1/16W  
HP-LP  
2 402

C9802  
0.1UF  
104  
16V  
X5C  
402

Q9806  
FDC638APZ\_SBMS001 PPBUS\_S0\_LCDBKLT\_FET  
SSOT6-HF

R9809  
147K  
14  
1/16W  
HP-LP  
2 402

Q9807  
SSM6N15FEAPE  
SOT563

Q9807  
SSM6N15FEAPE  
SOT563

PPBUS\_S0\_LCDBKLT\_PWR  
MIN\_LINE\_WIDTH=0.4 mm  
MIN\_NECK\_WIDTH=0.25 mm  
VOLTAGE=12.6V

LVDS\_BKL\_ON

BKL\_PLT\_RST\_L

LVDS\_BKL\_ON

R9840  
4.7K  
94  
1/16W  
HP-LP  
2 402

LCD Backlight Support

SYNC\_MASTER=YITE\_M98\_MLB SYNC\_DATE=07/02/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	85	96	

# 2.5V/1.2V S3 Switcher



Misc Power Supplies  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=02/01/2008  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7546	REV. A.0.0
	SCALE NONE	SHEETS 86	OF 96



### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +0/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.4

### FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v01), Section 2.2.5

### CPU / FSB Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_50S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0 L	9 10 14
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB_BREQ1 L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB_CPURST L	9 10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	9 10
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	9 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 14 43 62
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	10 14
PM_THERMTRIP_L	CPU_50S	CPU_8MIL	PM_THERMTRIP L	10 14 43
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB_CPUSLP L	10 14
CPU_PROM_SR	CPU_50S	CPU_AGTL	CPU_DPSLP L	10 14
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU_DPRSTP L	9 10 14 62
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	14
CPU_IERR_L	CPU_50S		CPU_IERR L	10
PM_DPRSLEVR	CPU_50S	CPU_AGTL	PM_DPRSLEVR	21 62
(See above)	CPU_50S	CPU_AGTL	IMVP_DPRSLEVR	62
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	10 27
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP_TDI	6 10 13
XDP_TDO	CPU_50S	CPU_ITP	XDP_TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP_TMS	6 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP_TCK	6 10 13
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_TRST L	6 10 13
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP BPM L<5>	10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST L	13
	CPU_50S	CPU_8MIL	CPU VID<6..0>	9 11
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 62
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	11 62
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	11 62
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	62
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	62

### CPU/FSB Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	87	96



## Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

## Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

Need to support MEM\_\*-style wildcards!

**DDR2:**  
 DQ signals should be matched within 20 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.  
 All DQS pairs should be matched within 100 ps of clocks.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.  
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

**DDR3:**  
 DQ signals should be matched within 5 ps of associated DQS pair.  
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps  
 No DQS to clock matching requirement.  
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.  
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.  
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).  
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3  
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

## MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.3.4

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>
MEM_A_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

<b>Memory Constraints</b>	
SYNC_MASTER=MUXGFX	SYNC_DATE=02/18/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	96
NONE	88		

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	13.1 MM	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:  
 - 37.5-ohm from MCP to first termination resistor.  
 - 50-ohm from first to second termination resistor.  
 - 75-ohm from output of three-pole filter to connector (if possible).  
 R/G/B signals should be matched as close as possible and < 10 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.  
 SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PEG_R2D	PCIE_90D	PCIE	PEG R2D P<15..0>	70
PEG_R2D	PCIE_90D	PCIE	PEG R2D N<15..0>	70
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>	9 70
PEG_R2D	PCIE_90D	PCIE	PEG R2D C N<15..0>	9 70
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>	9 70
PEG_D2R	PCIE_90D	PCIE	PEG D2R N<15..0>	9 70
PEG_D2R	PCIE_90D	PCIE	PEG D2R C P<15..0>	70
PEG_D2R	PCIE_90D	PCIE	PEG D2R C N<15..0>	70
PCIE_MINI_R2D_P	PCIE_90D	PCIE	PCIE MINI R2D P	31 95
PCIE_MINI_R2D_N	PCIE_90D	PCIE	PCIE MINI R2D N	31 95
PCIE_MINI_R2D_C_P	PCIE_90D	PCIE	PCIE MINI R2D C P	17 31
PCIE_MINI_R2D_C_N	PCIE_90D	PCIE	PCIE MINI R2D C N	17 31
PCIE_MINI_D2R_P	PCIE_90D	PCIE	PCIE MINI D2R P	17 31
PCIE_MINI_D2R_N	PCIE_90D	PCIE	PCIE MINI D2R N	17 31
PCIE_FW_R2D_P	PCIE_90D	PCIE	PCIE FW R2D P	36
PCIE_FW_R2D_N	PCIE_90D	PCIE	PCIE FW R2D N	36
PCIE_FW_R2D_C_P	PCIE_90D	PCIE	PCIE FW R2D C P	17 36
PCIE_FW_R2D_C_N	PCIE_90D	PCIE	PCIE FW R2D C N	17 36
PCIE_FW_D2R_P	PCIE_90D	PCIE	PCIE FW D2R P	17 36
PCIE_FW_D2R_N	PCIE_90D	PCIE	PCIE FW D2R N	17 36
PCIE_FW_D2R_C_P	PCIE_90D	PCIE	PCIE FW D2R C P	36
PCIE_FW_D2R_C_N	PCIE_90D	PCIE	PCIE FW D2R C N	36
PCIE_EXCARD_R2D_P	PCIE_90D	PCIE	PCIE EXCARD R2D P	7 32 95
PCIE_EXCARD_R2D_N	PCIE_90D	PCIE	PCIE EXCARD R2D N	7 32 95
PCIE_EXCARD_R2D_C_P	PCIE_90D	PCIE	PCIE EXCARD R2D C P	17 32
PCIE_EXCARD_R2D_C_N	PCIE_90D	PCIE	PCIE EXCARD R2D C N	17 32
PCIE_EXCARD_D2R_P	PCIE_90D	PCIE	PCIE EXCARD D2R P	7 17 32
PCIE_EXCARD_D2R_N	PCIE_90D	PCIE	PCIE EXCARD D2R N	7 17 32
PEG_CLK100M_P	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P	17 70
PEG_CLK100M_N	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N	17 70
PCIE_CLK100M_MINI_P	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI P	17 31
PCIE_CLK100M_MINI_N	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M MINI N	17 31
PCIE_CLK100M_FW_P	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P	17 36
PCIE_CLK100M_FW_N	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N	17 36
PCIE_CLK100M_EXCARD_P	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD P	17 32
PCIE_CLK100M_EXCARD_N	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M EXCARD N	17 32
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	17
CRT_IG_R_C_PR	CRT_50S	CRT	CRT IG R C PR	18 25
CRT_IG_G_Y_Y	CRT_50S	CRT	CRT IG G Y Y	18 25
CRT_IG_B_COMP_PB	CRT_50S	CRT	CRT IG B COMP PB	18 25
CRT_IG_HSYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC	18 25
CRT_IG_VSYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC	18 25
MCP_TV_DAC_RSET	MCP_DAC_COMP	MCP_DAC_COMP	MCP TV DAC RSET	18 25
MCP_TV_DAC_VREF	MCP_DAC_COMP	MCP_DAC_COMP	MCP TV DAC VREF	18 25
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	TMDS IG TXC P	
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	TMDS IG TXC N	
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	TMDS IG TXD P<2..0>	
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	TMDS IG TXD N<2..0>	
DP_IG_ML_P<3..0>	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	9 80
DP_IG_ML_N<3..0>	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	9 80
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	DP IG AUX CH P	18 80
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	DP IG AUX CH N	18 80
MCP_HDMI_RSET	MCP_DV_COMP		MCP HDMI RSET	18 25
MCP_HDMI_VPROBE	MCP_DV_COMP		MCP HDMI VPROBE	18 25
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	LVDS IG A CLK P	18 83
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	LVDS IG A CLK N	18 83
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>	18 83
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>	18 83
LVDS_IG_A_DATA_P<3>	LVDS_100D	LVDS	LVDS IG A DATA P<3>	9 18
LVDS_IG_A_DATA_N<3>	LVDS_100D	LVDS	LVDS IG A DATA N<3>	9 18
LVDS_IG_B_CLK_P	LVDS_100D	LVDS	LVDS IG B CLK P	9 18
LVDS_IG_B_CLK_N	LVDS_100D	LVDS	LVDS IG B CLK N	9 18
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>	18 83
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>	18 83
LVDS_IG_B_DATA_P<3>	LVDS_100D	LVDS	LVDS IG B DATA P<3>	9 18
LVDS_IG_B_DATA_N<3>	LVDS_100D	LVDS	LVDS IG B DATA N<3>	9 18
MCP_IFPAB_RSET	MCP_DV_COMP		MCP IFPAB RSET	18 25
MCP_IFPAB_VPROBE	MCP_DV_COMP		MCP IFPAB VPROBE	18 25
SATA_HDD_R2D_C_P	SATA_100D	SATA	SATA HDD R2D C P	20 39
SATA_HDD_R2D_C_N	SATA_100D	SATA	SATA HDD R2D C N	20 39
SATA_HDD_R2D_P	SATA_100D	SATA	SATA HDD R2D P	39
SATA_HDD_R2D_N	SATA_100D	SATA	SATA HDD R2D N	39
SATA_HDD_D2R_P	SATA_100D	SATA	SATA HDD D2R P	20 39
SATA_HDD_D2R_N	SATA_100D	SATA	SATA HDD D2R N	20 39
SATA_HDD_D2R_C_P	SATA_100D	SATA	SATA HDD D2R C P	39
SATA_HDD_D2R_C_N	SATA_100D	SATA	SATA HDD D2R C N	39
SATA_ODD_R2D_C_P	SATA_100D	SATA	SATA ODD R2D C P	20 39
SATA_ODD_R2D_C_N	SATA_100D	SATA	SATA ODD R2D C N	20 39
SATA_ODD_R2D_P	SATA_100D	SATA	SATA ODD R2D P	7 39
SATA_ODD_R2D_N	SATA_100D	SATA	SATA ODD R2D N	7 39
SATA_ODD_D2R_P	SATA_100D	SATA	SATA ODD D2R P	20 39
SATA_ODD_D2R_N	SATA_100D	SATA	SATA ODD D2R N	20 39
SATA_ODD_D2R_C_P	SATA_100D	SATA	SATA ODD D2R C P	7 39
SATA_ODD_D2R_C_N	SATA_100D	SATA	SATA ODD D2R C N	7 39
MCP_SATA_TERM	SATA_TERM		MCP SATA_TERM	20

**MCP Constraints 1**  
 SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	89	96

www.laptop-schematics.com

## PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.8.

## LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.9.1.

## USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.10.1.

## SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.11.1.

## HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.12.1.

## SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.13.

## SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Section 2.14.


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13 19
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	
PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
PCI_AD	PCI_55S	PCI	PCI_PAR	
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
PCI_CNTRL	PCI_55S	PCI	PCI_IRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_DEVSEL_L	
PCI_CNTRL	PCI_55S	PCI	PCI_PERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_SERR_L	
PCI_CNTRL	PCI_55S	PCI	PCI_STOP_L	
PCI_CNTRL	PCI_55S	PCI	PCI_TRDY_L	
PCI_CNTRL	PCI_55S	PCI	PCI_FRAME_L	
PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	19
PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	19
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R	19
CLK_PCI_55S	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP	19
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19 42 44 83
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19 42 44 83
LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26 83
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R	19 26
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC	26 42
CLK_LPC_55S	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS	26 44
USB_EXTN	USB_90D	USB	USB_EXTN_P	20 40
USB_EXTN	USB_90D	USB	USB_EXTN_N	20 40
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_P	
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_N	
USB_MINI	USB_90D	USB	USB_MINI_P	9 20
USB_MINI	USB_90D	USB	USB_MINI_N	9 20
USB_EXTD	USB_90D	USB	USB_EXTD_P	9 20
USB_EXTD	USB_90D	USB	USB_EXTD_N	9 20
USB_CAMERA	USB_90D	USB	USB_CAMERA_P	9 20 31
USB_CAMERA	USB_90D	USB	USB_CAMERA_N	9 20 31
USB_BT	USB_90D	USB	USB_BT_P	20 31
USB_BT	USB_90D	USB	USB_BT_N	20 31
USB_TPAD	USB_90D	USB	USB_TPAD_P	20 50
USB_TPAD	USB_90D	USB	USB_TPAD_N	20 50
USB_IR	USB_90D	USB	USB_IR_P	20 41
USB_IR	USB_90D	USB	USB_IR_N	20 41
USB_EXTB	USB_90D	USB	USB_EXTB_P	20 40
USB_EXTB	USB_90D	USB	USB_EXTB_N	20 40
USB_EXCARD	USB_90D	USB	USB_EXCARD_P	20 32
USB_EXCARD	USB_90D	USB	USB_EXCARD_N	20 32
USB_EXTC	USB_90D	USB	USB_EXTC_P	9 20
USB_EXTC	USB_90D	USB	USB_EXTC_N	9 20
MCP_USB_RBIA5	MCP_USB_RBIA5		MCP_USB_RBIA5_GND	20
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	7 13 21 45
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	7 13 21 45
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 45
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	9 21
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 54
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	21
HDA_RST_L	HDA_55S	HDA	HDA_RST_L	21 54
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	21 54
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN_CODECS	21 54
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 54
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP		MCP_HDA_PULLDN_COMP	21
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R	21 26
CLK_SLOW_55S	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	26 42
SPI_CLK	SPI_55S	SPI	SPI_CLK_R	21 44
SPI_CLK	SPI_55S	SPI	SPI_CLK	44 53
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	21 44
SPI_MOSI	SPI_55S	SPI	SPI_MOSI	44 53
SPI_MISO	SPI_55S	SPI	SPI_MISO	21 44
SPI_MISO	SPI_55S	SPI	SPI_MISO_R	53
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	21 44
SPI_CS0	SPI_55S	SPI	SPI_CS0_L	

## MCP Constraints 2

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	90	96

### MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Sections 2.7.2 & 2.7.4

### 88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001\_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD	18
MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND	18
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R	18 34
	ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1	33 34
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO	18 33
ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC	18 33
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L	
	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R	33
ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK	18 33
	ENET_MII_55S	ENET_MII	ENET RXD R<3..0>	33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0>	18 33
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1>	18 33
ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL	18 33
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK	18 33
ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1>	18 33
ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL	18 33
	ENET_MII_55S	ENET_MII	ENET RESET L	18 33
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	33 35
	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	33 35

### Ethernet Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	91	96

8

7

6

5

4

3

2

1

### FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

### FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_P	36 38
FW_P0_TPA	FW_110D	FW_TP	FW_P0_TPA_N	36 38
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_P	36 38
FW_P0_TPB	FW_110D	FW_TP	FW_P0_TPB_N	36 38
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_P	36 38
FW_P1_TPA	FW_110D	FW_TP	FW_P1_TPA_N	36 38
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_P	36 38
FW_P1_TPB	FW_110D	FW_TP	FW_P1_TPB_N	36 38
Port 2 Not Used				

D

D

C

C

B

B

A

A

### FireWire Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	92	96

8

7

6

5

4

3

2

1



8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IT01_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

### SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL 7 45
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA 7 45
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL 45
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA 45
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL 45
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA 45
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL 45
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA 45
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL 45
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA 45

### SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P 61
	1T01_DIFFPAIR		CHGR_CSI_N 61
CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P 61
	1T01_DIFFPAIR		CHGR_CSO_N 61

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

### SMC Constraints

SYNC\_MASTER=MUXGFX SYNC\_DATE=02/18/2008

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7546	A.0.0
SCALE	SHT	OF
NONE	93	96

### GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	0.095 MM	12.7 MM	=STANDARD	=STANDARD
GDDR3_40SE	*	=40_OHM_SE	=40_OHM_SE	0.095 MM	=40_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	0.095 MM	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

From T18 MXM:

### Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001\_v0D), Sections 2.5.3 & 2.5.4.

### MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
LVDS_A_CLK	LVDS_100n	LVDS	LVDS A CLK P
LVDS_A_CLK	LVDS_100n	LVDS	LVDS A CLK N
LVDS_A_DATA	LVDS_100n	LVDS	LVDS A DATA P<2..0>
LVDS_A_DATA	LVDS_100n	LVDS	LVDS A DATA N<2..0>
LVDS_B_CLK	LVDS_100n	LVDS	LVDS B CLK P
LVDS_B_CLK	LVDS_100n	LVDS	LVDS B CLK N
LVDS_B_DATA	LVDS_100n	LVDS	LVDS B DATA P<2..0>
LVDS_B_DATA	LVDS_100n	LVDS	LVDS B DATA N<2..0>
LVDS_CONN_A_CLK_F_P	LVDS_100n	LVDS	LVDS CONN A CLK F P
LVDS_CONN_A_CLK_F_N	LVDS_100n	LVDS	LVDS CONN A CLK F N
LVDS_CONN_B_CLK_F_P	LVDS_100n	LVDS	LVDS CONN B CLK F P
LVDS_CONN_B_CLK_F_N	LVDS_100n	LVDS	LVDS CONN B CLK F N
LVDS_CONN_A_CLK_P	LVDS_100n	LVDS	LVDS CONN A CLK P
LVDS_CONN_A_CLK_N	LVDS_100n	LVDS	LVDS CONN A CLK N
LVDS_CONN_A_DATA_P<2..0>	LVDS_100n	LVDS	LVDS CONN A DATA P<2..0>
LVDS_CONN_A_DATA_N<2..0>	LVDS_100n	LVDS	LVDS CONN A DATA N<2..0>
LVDS_CONN_B_CLK_P	LVDS_100n	LVDS	LVDS CONN B CLK P
LVDS_CONN_B_CLK_N	LVDS_100n	LVDS	LVDS CONN B CLK N
LVDS_CONN_B_DATA_P<2..0>	LVDS_100n	LVDS	LVDS CONN B DATA P<2..0>
LVDS_CONN_B_DATA_N<2..0>	LVDS_100n	LVDS	LVDS CONN B DATA N<2..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML C N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML N<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>
DP_ML	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C P
DP_AUX_CH	DP_100D	DISPLAYPORT	DP AUX CH C N

### GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_A_CLK_P	gDDR3_80n	gDDR3_CLK	FB A CLK P<0>
FB_A_CLK_N	gDDR3_80n	gDDR3_CLK	FB A CLK N<0>
FB_B_CLK_P	gDDR3_80n	gDDR3_CLK	FB B CLK P<1>
FB_B_CLK_N	gDDR3_80n	gDDR3_CLK	FB B CLK N<1>
FB_A_MA<1..0>	gDDR3_40R55SE	gDDR3_CMD	FB A MA<1..0>
FB_B_MA<1..0>	gDDR3_40R55SE	gDDR3_CMD	FB B MA<1..0>
FB_A_BA<2..0>	gDDR3_40R55SE	gDDR3_CMD	FB A BA<2..0>
FB_B_BA<2..0>	gDDR3_40R55SE	gDDR3_CMD	FB B BA<2..0>
FB_A_RAS_L	gDDR3_40R55SE	gDDR3_CMD	FB A RAS L
FB_B_RAS_L	gDDR3_40R55SE	gDDR3_CMD	FB B RAS L
FB_A_CAS_L	gDDR3_40R55SE	gDDR3_CMD	FB A CAS L
FB_B_CAS_L	gDDR3_40R55SE	gDDR3_CMD	FB B CAS L
FB_A_WE_L	gDDR3_40R55SE	gDDR3_CMD	FB A WE L
FB_B_WE_L	gDDR3_40R55SE	gDDR3_CMD	FB B WE L
FB_A_CKE	gDDR3_40R55SE	gDDR3_CMD	FB A CKE
FB_B_CKE	gDDR3_40R55SE	gDDR3_CMD	FB B CKE
FB_A_CS0_L	gDDR3_40R55SE	gDDR3_CMD	FB A CS0 L
FB_B_CS0_L	gDDR3_40R55SE	gDDR3_CMD	FB B CS0 L
FB_A_DRAM_RST	gDDR3_40R55SE	gDDR3_CMD	FB A DRAM_RST
FB_B_DRAM_RST	gDDR3_40R55SE	gDDR3_CMD	FB B DRAM_RST
FB_A_IMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB A IMA<5..2>
FB_B_IMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB B IMA<5..2>
FB_A_UMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB A UMA<5..2>
FB_B_UMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB B UMA<5..2>
FB_A_WDOS<0>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<0>
FB_B_WDOS<0>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<0>
FB_A_WDOS<1>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<1>
FB_B_WDOS<1>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<1>
FB_A_WDOS<2>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<2>
FB_B_WDOS<2>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<2>
FB_A_WDOS<3>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<3>
FB_B_WDOS<3>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<3>
FB_A_RDQS<0>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<0>
FB_B_RDQS<0>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<0>
FB_A_RDQS<1>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<1>
FB_B_RDQS<1>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<1>
FB_A_RDQS<2>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<2>
FB_B_RDQS<2>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<2>
FB_A_RDQS<3>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<3>
FB_B_RDQS<3>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<3>
FB_A_DQ<7..0>	gDDR3_40SE	gDDR3_DATA	FB A DQ<7..0>
FB_B_DQ<7..0>	gDDR3_40SE	gDDR3_DATA	FB B DQ<7..0>
FB_A_DQ<15..8>	gDDR3_40SE	gDDR3_DATA	FB A DQ<15..8>
FB_B_DQ<15..8>	gDDR3_40SE	gDDR3_DATA	FB B DQ<15..8>
FB_A_DQ<23..16>	gDDR3_40SE	gDDR3_DATA	FB A DQ<23..16>
FB_B_DQ<23..16>	gDDR3_40SE	gDDR3_DATA	FB B DQ<23..16>
FB_A_DQ<31..24>	gDDR3_40SE	gDDR3_DATA	FB A DQ<31..24>
FB_B_DQ<31..24>	gDDR3_40SE	gDDR3_DATA	FB B DQ<31..24>
FB_A_DQM_L<0>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<0>
FB_B_DQM_L<0>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<0>
FB_A_DQM_L<1>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<1>
FB_B_DQM_L<1>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<1>
FB_A_DQM_L<2>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<2>
FB_B_DQM_L<2>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<2>
FB_A_DQM_L<3>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<3>
FB_B_DQM_L<3>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<3>
FB_A_WDOS<4>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<4>
FB_B_WDOS<4>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<4>
FB_A_WDOS<5>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<5>
FB_B_WDOS<5>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<5>
FB_A_WDOS<6>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<6>
FB_B_WDOS<6>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<6>
FB_A_WDOS<7>	gDDR3_40SE	gDDR3_PQS	FB A WDOS<7>
FB_B_WDOS<7>	gDDR3_40SE	gDDR3_PQS	FB B WDOS<7>
FB_A_RDQS<4>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<4>
FB_B_RDQS<4>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<4>
FB_A_RDQS<5>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<5>
FB_B_RDQS<5>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<5>
FB_A_RDQS<6>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<6>
FB_B_RDQS<6>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<6>
FB_A_RDQS<7>	gDDR3_40SE	gDDR3_PQS	FB A RDQS<7>
FB_B_RDQS<7>	gDDR3_40SE	gDDR3_PQS	FB B RDQS<7>
FB_A_DQ<39..32>	gDDR3_40SE	gDDR3_DATA	FB A DQ<39..32>
FB_B_DQ<39..32>	gDDR3_40SE	gDDR3_DATA	FB B DQ<39..32>
FB_A_DQ<47..40>	gDDR3_40SE	gDDR3_DATA	FB A DQ<47..40>
FB_B_DQ<47..40>	gDDR3_40SE	gDDR3_DATA	FB B DQ<47..40>
FB_A_DQ<55..48>	gDDR3_40SE	gDDR3_DATA	FB A DQ<55..48>
FB_B_DQ<55..48>	gDDR3_40SE	gDDR3_DATA	FB B DQ<55..48>
FB_A_DQ<63..56>	gDDR3_40SE	gDDR3_DATA	FB A DQ<63..56>
FB_B_DQ<63..56>	gDDR3_40SE	gDDR3_DATA	FB B DQ<63..56>
FB_A_DQM_L<4>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<4>
FB_B_DQM_L<4>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<4>
FB_A_DQM_L<5>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<5>
FB_B_DQM_L<5>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<5>
FB_A_DQM_L<6>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<6>
FB_B_DQM_L<6>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<6>
FB_A_DQM_L<7>	gDDR3_40SE	gDDR3_DATA	FB A DQM_L<7>
FB_B_DQM_L<7>	gDDR3_40SE	gDDR3_DATA	FB B DQM_L<7>

### GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
FB_C_CLK_P	gDDR3_80n	gDDR3_CLK	FB C CLK P<0>
FB_C_CLK_N	gDDR3_80n	gDDR3_CLK	FB C CLK N<0>
FB_D_CLK_P	gDDR3_80n	gDDR3_CLK	FB D CLK P<1>
FB_D_CLK_N	gDDR3_80n	gDDR3_CLK	FB D CLK N<1>
FB_C_MA<1..0>	gDDR3_40R55SE	gDDR3_CMD	FB C MA<1..0>
FB_D_MA<1..0>	gDDR3_40R55SE	gDDR3_CMD	FB D MA<1..0>
FB_C_BA<2..0>	gDDR3_40R55SE	gDDR3_CMD	FB C BA<2..0>
FB_D_BA<2..0>	gDDR3_40R55SE	gDDR3_CMD	FB D BA<2..0>
FB_C_RAS_L	gDDR3_40R55SE	gDDR3_CMD	FB C RAS L
FB_D_RAS_L	gDDR3_40R55SE	gDDR3_CMD	FB D RAS L
FB_C_CAS_L	gDDR3_40R55SE	gDDR3_CMD	FB C CAS L
FB_D_CAS_L	gDDR3_40R55SE	gDDR3_CMD	FB D CAS L
FB_C_WE_L	gDDR3_40R55SE	gDDR3_CMD	FB C WE L
FB_D_WE_L	gDDR3_40R55SE	gDDR3_CMD	FB D WE L
FB_C_CKE	gDDR3_40R55SE	gDDR3_CMD	FB C CKE
FB_D_CKE	gDDR3_40R55SE	gDDR3_CMD	FB D CKE
FB_C_CS0_L	gDDR3_40R55SE	gDDR3_CMD	FB C CS0 L
FB_D_CS0_L	gDDR3_40R55SE	gDDR3_CMD	FB D CS0 L
FB_C_DRAM_RST	gDDR3_40R55SE	gDDR3_CMD	FB C DRAM_RST
FB_D_DRAM_RST	gDDR3_40R55SE	gDDR3_CMD	FB D DRAM_RST
FB_C_IMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB C IMA<5..2>
FB_D_IMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB D IMA<5..2>
FB_C_UMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB C UMA<5..2>
FB_D_UMA<5..2>	gDDR3_40SE	gDDR3_CMD	FB D UMA<5..2>
FB_C_WDOS<0>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<0>
FB_D_WDOS<0>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<0>
FB_C_WDOS<1>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<1>
FB_D_WDOS<1>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<1>
FB_C_WDOS<2>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<2>
FB_D_WDOS<2>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<2>
FB_C_WDOS<3>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<3>
FB_D_WDOS<3>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<3>
FB_C_RDQS<0>	gDDR3_40SE	gDDR3_PQS	FB C RDQS<0>
FB_D_RDQS<0>	gDDR3_40SE	gDDR3_PQS	FB D RDQS<0>
FB_C_RDQS<1>	gDDR3_40SE	gDDR3_PQS	FB C RDQS<1>
FB_D_RDQS<1>	gDDR3_40SE	gDDR3_PQS	FB D RDQS<1>
FB_C_RDQS<2>	gDDR3_40SE	gDDR3_PQS	FB C RDQS<2>
FB_D_RDQS<2>	gDDR3_40SE	gDDR3_PQS	FB D RDQS<2>
FB_C_RDQS<3>	gDDR3_40SE	gDDR3_PQS	FB C RDQS<3>
FB_D_RDQS<3>	gDDR3_40SE	gDDR3_PQS	FB D RDQS<3>
FB_C_DQ<7..0>	gDDR3_40SE	gDDR3_DATA	FB C DQ<7..0>
FB_D_DQ<7..0>	gDDR3_40SE	gDDR3_DATA	FB D DQ<7..0>
FB_C_DQ<15..8>	gDDR3_40SE	gDDR3_DATA	FB C DQ<15..8>
FB_D_DQ<15..8>	gDDR3_40SE	gDDR3_DATA	FB D DQ<15..8>
FB_C_DQ<23..16>	gDDR3_40SE	gDDR3_DATA	FB C DQ<23..16>
FB_D_DQ<23..16>	gDDR3_40SE	gDDR3_DATA	FB D DQ<23..16>
FB_C_DQ<31..24>	gDDR3_40SE	gDDR3_DATA	FB C DQ<31..24>
FB_D_DQ<31..24>	gDDR3_40SE	gDDR3_DATA	FB D DQ<31..24>
FB_C_DQM_L<0>	gDDR3_40SE	gDDR3_DATA	FB C DQM_L<0>
FB_D_DQM_L<0>	gDDR3_40SE	gDDR3_DATA	FB D DQM_L<0>
FB_C_DQM_L<1>	gDDR3_40SE	gDDR3_DATA	FB C DQM_L<1>
FB_D_DQM_L<1>	gDDR3_40SE	gDDR3_DATA	FB D DQM_L<1>
FB_C_DQM_L<2>	gDDR3_40SE	gDDR3_DATA	FB C DQM_L<2>
FB_D_DQM_L<2>	gDDR3_40SE	gDDR3_DATA	FB D DQM_L<2>
FB_C_DQM_L<3>	gDDR3_40SE	gDDR3_DATA	FB C DQM_L<3>
FB_D_DQM_L<3>	gDDR3_40SE	gDDR3_DATA	FB D DQM_L<3>
FB_C_WDOS<4>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<4>
FB_D_WDOS<4>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<4>
FB_C_WDOS<5>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<5>
FB_D_WDOS<5>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<5>
FB_C_WDOS<6>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<6>
FB_D_WDOS<6>	gDDR3_40SE	gDDR3_PQS	FB D WDOS<6>
FB_C_WDOS<7>	gDDR3_40SE	gDDR3_PQS	FB C WDOS<7>
FB_D_WDOS<7>	g		



M99 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	14 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.135 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NOTE: From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

**PCB Rule Definitions**

SYNC\_MASTER=M99\_MLB      SYNC\_DATE=01/22/2008


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7546	A.0.0
SCALE	SHT	OF	
NONE	96	96	